

ARM64 Instructions for General-Purpose Registers

General format INSTR destination, op1, op2, op3 ...	Load a register	Extend into a register	Move register contents	Store a register	Move 16-bit immediates
Datatypes X Register (doubleword) 64-bit C long, Swift Int W register (word) 32-bit C int, Swift Int32 (halfword) 16-bit C short, Swift Int16 (byte) 8-bit C char, Swift Int8	LDR -- X or W registers H unsigned halfword 16-bit B unsigned byte 8-bit SW signed word 32-bit SH signed halfword 16-bit SB signed byte 8-bit	sign-extending S --- XT --- W word 32-bit zero-extending U --- H halfword 16-bit B byte 8-bit	MOV Register pairs LDP load STP store	X or W register STR -- H halfword in W (lsb) B byte in W (lsb) <i>NB STR source, operand</i>	MOVK keeps other bits MOVN applies bitwise NOT MOVZ zeros other bits
Addition ADD add ADDS add, set flags ADC add with Carry ADCS add with Carry, set flags	SUB subtract op1 – op2 SUBS subtract, set flags SBC subtract with Carry (-ve) SBCS subtract with Carry (-ve), set flags NEG negate NEGS negate, set flags NGC negate with Carry (-ve) NGCS negate with Carry (-ve), set flags	MUL multiply MADD multiply-add ($op1 \times op2$) + op3 MSUB/MNEG multiply-subtract ($op1 \times op2$) – op3 SMULH signed multiply high X registers, high doubleword in destination X SMULL signed multiply long W registers, long doubleword in destination X SMADDL signed multiply-add long SMSUBL/SMNEGL signed multiply-subtract long UMULH unsigned multiply high X registers, high doubleword in destination X UMULL unsigned multiply long W registers, long doubleword in destination X UMADDL unsigned multiply-add long UMSUBL/UMNEGL unsigned multiply-subtract long	SDIV signed division op1/op2 UDIV unsigned division op1/op2	LSL left shift, moving in 0s LSR right shift, moving in 0s ASR right shift, preserving sign bit ROR rotate right	
<i>Carry -ve means subtract 1 if the Carry flag is clear</i> can take extending instruction to extend size				AND bitwise AND ANDS bitwise AND, setting flags BIC bitwise AND with complement BICS bitwise AND with complement, setting flags ORR bitwise OR ORN bitwise OR with complement EOR bitwise XOR EON bitwise XOR with complement MVN bitwise inverse	