

ARM64 Conditional Selection Instructions

	condition TRUE	condition FALSE	conditions					
CSEL Xd, Xa, Xb, condition	Xd = Xa	Xd = Xb	MI	1	–	–	–	negative
CSET Xd, condition	Xd = 1	Xd = 0	PL	0	–	–	–	positive/zero
CSETM Xd, condition	Xd = 0x1111...	Xd = 0x0000...	EQ	–	1	–	–	equal
CINC Xd, Xa, condition	Xd = Xa + 1	Xd = Xa	NE	–	0	–	–	not equal
CINV Xd, Xa, condition	Xd = NOT(Xa)	Xd = Xa	VS	–	–	–	1	overflow
CNEG Xd, Xa, condition	Xd = NOT(Xa)+1	Xd = Xa	VC	–	–	–	0	no overflow
CSINC Xd, Xa, Xb, condition	Xd = Xa	Xd = Xb + 1	CS/HS	–	–	1	–	unsigned \geq
CSINV Xd, Xa, Xb, condition	Xd = Xa	Xd = NOT(Xb)	CC/LO	–	–	0	–	unsigned <
CSNEG Xd, Xa, Xb, condition	Xd = Xa	Xd = NOT(Xb)+1	HI	–	0	1	–	unsigned >
Each can use X or W registers, but not mixed in the same instruction.			LS	–	1*	0*	–	unsigned \leq
			GE	=	–	–	=	signed \geq
			LT	≠	–	–	≠	signed <
			GT	=	0	–	=	signed >
			LE	≠*	1*	–	≠*	signed \leq
			AL	–	–	–	–	always

Flag states
 1 flag set
 0 flag clear
 – ignored
 = flags the same
 ≠ flags different
 * either/both can be met

N = signed result is negative

Z = result is 0

add op → overflow

C = sub op doesn't borrow
last bit shifted out when shifting

V = add/sub op → signed overflow